USPTO serial 79281297
JCET
Reviewed by CopyMark Law Group
- Filing date
- Status date
- Registration date
- Sep 29, 2020
- Examiner
- CIANCI, RYAN MICHAEL
- Law office
- PUBLICATION AND ISSUE SECTION
What this means
This registration is in, or will soon enter, a USPTO maintenance window. Missing a Section 8 or Section 9 filing can cancel the registration.
Need help with JCET?
If you own this trademark, we can monitor new filings and help with USPTO deadlines. If you do not, we can file a new U.S. application.
Current trademark owner
Get help with this Renewal, set up monitoring, or talk with CopyMark.
Get Attorney Assistance for just $548*
Plus Government fees of $850
Not the owner?
File a new U.S. trademark application, or speak with our attorneys.
Owner
Attorney of record
The USPTO lists this attorney as the applicant's representative for correspondence on this application.
Zhi Dong
Zhi Dong HSML P.C.45 South Seventh Street, Suite 2700Minneapolis, MN 55402United StatesGoods and services
| Class | Description | Status | First use |
|---|---|---|---|
| 009 | Computer memory devices; recorded computer software for operating semi-conductors; semi-conductors testing devices; semi-conductors; wafers for integrated circuits; electronic semi-conductors; semiconductor chip sets; integrated circuits; integrated circuits in the form of chips; printed circuit boards; electronic integrated circuits; integrated circuit modules; electronic chips for the manufacture of integrated circuits; circuit boards provided with integrated circuit; electronic circuit boards; electronic transistors; triodes; semiconductor devices; diodes; transistors | ACTIVE | — |
| 042 | Technological research in the field of semiconductor packaging design, process and material integration, electrical testing and reliability, microelectronic system integration technology, semiconductor packaging and testing technology, microelectronic system integration design and simulation, semiconductor and microelectronic system materials, and the equipment of semiconductor and microelectronic system; research and development of new products for others; design of integrated circuit; research in the area of semiconductor processing technology; product quality testing services; consultancy services in the field of technical development of microelectronic system integration technology, semiconductor packaging and testing technology, microelectronic system integration design and simulation, semiconductor and microelectronic system materials, and the equipment of semiconductor and microelectronic system; engineering design services; research and development of new products; product testing; material testing | ACTIVE | — |
Related trademarks
CopyMark links this record to cited §2(d) serials, the owner's other marks, Nice classes, similar mark names, and recently changed USPTO applications.
- Other trademarks owned by JCET Group Co., Ltd.
- Other trademarks owned by Jiangsu Changjiang Electronics Technology Co., Ltd
- Other trademarks owned by JCET Group Co., Ltd.
- Other trademarks in Class 009
- Other trademarks in Class 042
- Similar marks named JCET
- Recently changed USPTO trademarks
- Recently filed trademarks
- Browse all trademark records
Prosecution history
| Date | Code | Event | What it means |
|---|---|---|---|
| Sep 29, 2026 | PUM1 | OFFICE ACTION ISSUED POU1 | — |
| Sep 29, 2026 | APRE | CASE ASSIGNED TO POST REGISTRATION PARALEGAL | — |
| Sep 28, 2026 | ES71 | TEAS SECTION 71 RECEIVED | — |
| Sep 29, 2025 | REM3 | COURTESY REMINDER - SEC. 71 (6-YR) E-MAILED | — |
| Feb 6, 2021 | FINO | FINAL DECISION TRANSACTION PROCESSED BY IB | — |
| Jan 16, 2021 | FICS | FINAL DISPOSITION NOTICE SENT TO IB | — |
| Jan 16, 2021 | FIMP | FINAL DISPOSITION PROCESSED | — |
| Dec 29, 2020 | FICR | FINAL DISPOSITION NOTICE CREATED, TO BE SENT TO IB | — |
| Sep 29, 2020 | R.PR | REGISTERED-PRINCIPAL REGISTER | Your trademark is registered on the Principal Register — the strongest form of federal trademark protection. You may use the ® symbol for the covered goods and services. Maintenance filings (Section 8 and renewals) are required to keep the registration alive. |
| Sep 25, 2020 | ADCH | CHANGE OF NAME/ADDRESS REC'D FROM IB | — |
| Jul 14, 2020 | NPUB | OFFICIAL GAZETTE PUBLICATION CONFIRMATION E-MAILED | — |
| Jul 14, 2020 | PUBO | PUBLISHED FOR OPPOSITION | Your mark was published in the USPTO Official Gazette for a 30-day opposition window. During that period, third parties who believe they would be harmed can file an opposition. If no opposition is filed, prosecution usually continues toward registration or a Notice of Allowance. |
| Jun 24, 2020 | NONP | NOTIFICATION OF NOTICE OF PUBLICATION E-MAILED | — |
| Jun 9, 2020 | CNSA | APPROVED FOR PUB - PRINCIPAL REGISTER | — |
| Jun 4, 2020 | TEME | TEAS/EMAIL CORRESPONDENCE ENTERED | — |
| Jun 4, 2020 | CRFA | CORRESPONDENCE RECEIVED IN LAW OFFICE | — |
| Jun 4, 2020 | TROA | TEAS RESPONSE TO OFFICE ACTION RECEIVED | This event means the applicant filed a response to a USPTO Office Action — typically arguments, amendments, or evidence addressing the examiner's objections. The USPTO will review the response and either allow the mark to proceed or issue another action. |
| May 9, 2020 | RFNT | REFUSAL PROCESSED BY IB | — |
| Apr 18, 2020 | RFCS | NON-FINAL ACTION MAILED - REFUSAL SENT TO IB | — |
| Apr 17, 2020 | RFRR | REFUSAL PROCESSED BY MPU | — |
| Apr 2, 2020 | RFCR | NON-FINAL ACTION (IB REFUSAL) PREPARED FOR REVIEW | — |
| Apr 1, 2020 | CNRT | NON-FINAL ACTION WRITTEN | A non-final Office Action means the USPTO examining attorney has raised at least one issue with your trademark application but has not made a final decision. You usually have three months to respond with arguments, amendments, or evidence. Missing the deadline can abandon the application. |
| Mar 27, 2020 | MAFR | APPLICATION FILING RECEIPT MAILED | — |
| Mar 23, 2020 | DOCK | ASSIGNED TO EXAMINER | — |
| Mar 23, 2020 | NWOS | NEW APPLICATION OFFICE SUPPLIED DATA ENTERED | — |
| Mar 19, 2020 | REPR | SN ASSIGNED FOR SECT 66A APPL FROM IB | — |