Drawing for ORBIT

USPTO serial 97306040

ORBIT

Reviewed by CopyMark Law Group

Reg. 7583359Status 700Registered
Filing date
Status date
Registration date
Dec 3, 2024
Examiner
GOLDEN, JAMES B
Law office
FILE REPOSITORY (FRANCONIA)

What this means

Status 700 means the trademark is registered and active on the Principal Register. You have nationwide rights for the listed goods and services and may use ®. Section 8 maintenance is due between years five and six. Calendar Section 8 between years five and six, and consider trademark monitoring.

Status 700: Status 700 means the trademark is registered and active on the Principal Register. You have nationwide rights for the listed goods and services and may use ®. Section 8 maintenance is due between years five and six.

Need help with ORBIT?

If you own this trademark, we can monitor new filings and help with USPTO deadlines. If you do not, we can file a new U.S. application.

Current trademark owner
Monitor this mark, or talk with CopyMark about this registration.
Not the owner?
File a new U.S. trademark application, or speak with our attorneys.

Owner

Attorney of record

The USPTO lists this attorney as the applicant's representative for correspondence on this application.

Siho (Scott) Yoo

Siho (Scott) Yoo LEWIS ROCA ROTHGERBER CHRISTIE LLP203 REDWOOD SHORES PKWY, SUITE 670REDWOOD CITY, CA 94065UNITED STATES

Goods and services

ClassDescriptionStatusFirst use
009Semiconductors; electronic components for computers; microelectronic components for computers; integrated circuits; printed electronic circuits for integrated circuit apparatus; memory circuits for system-on-chip devices; microprocessors; central processing units; CPU cores; semiconductor testing apparatus; System on a chip (SoC); computer memory hardware; dynamic random access memory (DRAM) controllers; electronic chips for the manufacture of integrated circuits and microcontrollers; graphics processing units, namely, three-dimensional graphic accelerator, high performance computing accelerator, artificial intelligence accelerator; GPU cores; topographies, namely, layout designs in the nature of downloadable and recorded templates of integrated circuits and microprocessors, integrated circuit modules; printed circuit boards; computers; downloadable software for operating integrated circuits, microprocessors, electronic chips and microcontrollers; downloadable software for customization of integrated circuits, microprocessors, electronic chips and microcontrollers; downloadable and recorded software for design, development and manufacture of integrated circuits, microprocessors, electronic chips and microcontrollers; electronic recorded and downloadable computer software and hardware for development, design and manufacture of integrated circuits, microprocessors, electronic chips and microcontrollers; Interconnected IP technology in the nature of computer chip hardware with embedded operational computer software, namely, protocol adapters, switching elements, data path converters, data traffic managers for on-chip and inter-chip communication; recorded and downloadable software tools for system designers for configuration of the IP technology; system on a chip (SOC) hardware for use with CPUs and GPUs featuring SOC architecture that connects die-to-die, chip-to-chip, and socket-to-socket, used across different microprocessors to enable increased computing performance; network-on-a-chip, namely, technology that provides interfaces across microprocessor CPU and GPU cores, memory, hubs and data fabric to enable microprocessor communications and increase computing performance and efficiency; graphics processor subsystem, namely, microprocessor subsystems comprised of microprocessors, graphics processing units (GPUs), GPU cores, and embedded software for operating the foregoing; electronic downloadable publications, namely, instruction, user and development manuals, technical manuals, educational materials, training materials, datasheets and brochures all in the area of computer software and hardware, development and evaluation tools for integrated circuits, microprocessors, microprocessor cores, instruction set architectures, semiconductor intellectual property, network-on-a-chip, system-on-a-chip; computer hardware featuring architecture to enable increased computing performance; interfaces for computers; electronic recorded and downloadable computer software used for use in the design, development, modelling, simulation, compiling, de-bugging, verification, construction and interfacing of integrated circuits, microprocessors, microprocessor cores, semiconductor intellectual property cores, architecture extensions to semiconductor intellectual property cores, macro cells, microcontrollers, bus interfaces and printed circuit boards; electronic recorded and downloadable computer software for use in the design, development, modelling, simulation, compiling, de-bugging, verification, construction and interfacing of application software and operating system software to run on integrated circuit based devices; Downloadable electronic data files featuring microprocessor designs; design libraries, namely, downloadable electronic data files featuring semiconductor intellectual property cores with multiple processors designed to transition software workloads to the appropriate processors based on performance needs; electronic recorded and downloadable computer software used in and for use in the design, development, modelling, simulation, compiling, debugging, verification, construction and interfacing of heterogenous computing systems and semiconductor intellectual property cores with multiple processors designed to transition software workloads to the appropriate processors based on performance needs; Downloadable electronic data files featuring semiconductor intellectual property core design files defining the design of heterogenous computing systems and semiconductor intellectual property cores with multiple processors designed to transition software workloads to the appropriate processors based on performance needs; none of the aforesaid being related to irrigation or wateringACTIVEAug 14, 2018
016Printed materials, namely, instruction, user and development manuals, technical manuals, educational materials, training materials, datasheets and brochures all in the area of computer software and hardware, development and evaluation tools for integrated circuits, microprocessors, microprocessor cores, instruction set architectures, semiconductor intellectual property, network-on-a-chip, system-on-a-chip; none of the aforesaid being related to irrigation or wateringACTIVEAug 14, 2018

Related trademarks

CopyMark links this record to cited §2(d) serials, the owner's other marks, Nice classes, similar mark names, and recently changed USPTO applications.

Prosecution history

DateCodeEventWhat it means
Dec 3, 2024NRCCNOTICE OF REGISTRATION CONFIRMATION EMAILED—
Dec 3, 2024R.PRREGISTERED-PRINCIPAL REGISTERYour trademark is registered on the Principal Register — the strongest form of federal trademark protection. You may use the ® symbol for the covered goods and services. Maintenance filings (Section 8 and renewals) are required to keep the registration alive.
Oct 1, 2024NPUBOFFICIAL GAZETTE PUBLICATION CONFIRMATION E-MAILED—
Oct 1, 2024PUBOPUBLISHED FOR OPPOSITIONYour mark was published in the USPTO Official Gazette for a 30-day opposition window. During that period, third parties who believe they would be harmed can file an opposition. If no opposition is filed, prosecution usually continues toward registration or a Notice of Allowance.
Sep 11, 2024NONPNOTIFICATION OF NOTICE OF PUBLICATION E-MAILED—
Aug 29, 2024CNSAAPPROVED FOR PUB - PRINCIPAL REGISTER—
Aug 29, 2024XAECEXAMINER'S AMENDMENT ENTERED—
Aug 29, 2024GNENNOTIFICATION OF EXAMINERS AMENDMENT E-MAILED—
Aug 29, 2024GNEAEXAMINERS AMENDMENT E-MAILED—
Aug 29, 2024CNEAEXAMINERS AMENDMENT -WRITTEN—
Aug 29, 2024ZZZXPREVIOUS ALLOWANCE COUNT WITHDRAWN—
Dec 12, 2023PBCRWITHDRAWN FROM PUB - OG REVIEW QUERY—
Nov 28, 2023CNSAAPPROVED FOR PUB - PRINCIPAL REGISTER—
Nov 28, 2023XAECEXAMINER'S AMENDMENT ENTERED—
Nov 28, 2023GNENNOTIFICATION OF EXAMINERS AMENDMENT E-MAILED—
Nov 28, 2023GNEAEXAMINERS AMENDMENT E-MAILED—
Nov 28, 2023CNEAEXAMINERS AMENDMENT -WRITTEN—
Nov 7, 2023AMPXPRELIMINARY/VOLUNTARY AMENDMENT - ENTERED—
Nov 7, 2023PARITEAS VOLUNTARY AMENDMENT RECEIVED—
Sep 20, 2023TEMETEAS/EMAIL CORRESPONDENCE ENTERED—
Sep 19, 2023CRFACORRESPONDENCE RECEIVED IN LAW OFFICE—
Sep 19, 2023TROATEAS RESPONSE TO OFFICE ACTION RECEIVEDThis event means the applicant filed a response to a USPTO Office Action — typically arguments, amendments, or evidence addressing the examiner's objections. The USPTO will review the response and either allow the mark to proceed or issue another action.
Jun 21, 2023GNRNNOTIFICATION OF NON-FINAL ACTION E-MAILEDA non-final Office Action means the USPTO examining attorney has raised at least one issue with your trademark application but has not made a final decision. You usually have three months to respond with arguments, amendments, or evidence. Missing the deadline can abandon the application.
Jun 21, 2023GNRTNON-FINAL ACTION E-MAILEDA non-final Office Action means the USPTO examining attorney has raised at least one issue with your trademark application but has not made a final decision. You usually have three months to respond with arguments, amendments, or evidence. Missing the deadline can abandon the application.
Jun 21, 2023CNRTNON-FINAL ACTION WRITTENA non-final Office Action means the USPTO examining attorney has raised at least one issue with your trademark application but has not made a final decision. You usually have three months to respond with arguments, amendments, or evidence. Missing the deadline can abandon the application.
Dec 20, 2022DOCKASSIGNED TO EXAMINER—
Mar 15, 2022NWOSNEW APPLICATION OFFICE SUPPLIED DATA ENTERED—
Mar 14, 2022NWAPNEW APPLICATION ENTERED—

Frequently asked questions

Related guidance