USPTO serial 99757231
TETRA-HBR
Reviewed by CopyMark Law Group
- Filing date
- Status date
- Registration date
- —
- Examiner
- THINGVOLD, CALDER J
- Law office
- PUBLICATION AND ISSUE SECTION
What this means
Status 686 means your mark is published in the USPTO Official Gazette and in the 30-day opposition period. If no opposition is filed, prosecution typically continues toward registration or a Notice of Allowance. Monitor the opposition window. After it closes, watch for Notice of Allowance (intent-to-use) or registration (use-based).
Need help with TETRA-HBR?
If you own this trademark, we can monitor new filings and help with USPTO deadlines. If you do not, we can file a new U.S. application.
Current trademark owner
Monitor this mark, or talk with CopyMark about this registration.
Not the owner?
File a new U.S. trademark application, or speak with our attorneys.
Owner
San Jose, CA, US
San Jose, CA, US
Attorney of record
The USPTO lists this attorney as the applicant's representative for correspondence on this application.
Hang Gao
Hang Gao JAFFERY WATSON HAMILTON & DESANCTIS LLP7501 Village Square Drive, Suite 206Castle Pines, CO 80108United StatesGoods and services
| Class | Description | Status | First use |
|---|---|---|---|
| 009 | integrated circuits and integrated circuit components; computer chips; semiconductor chips; in-memory computing circuits and chips; circuits and chips for implementing neural networks; computer memory devices; resistive random-access memory devices ; recorded and downloadable artificial intelligence software and computer software platforms for programming, training and inferencing on artificial neural networks to perform pattern discovery, recognition, classification, segmentation, regression, decision support and visualization; recorded and downloadable software for implementing in-memory computing architectures; recorded and downloadable software for use in designing, programming, compiling, deploying and running microprocessors, graphics processing units, machine learning processors, memristor-based circuits, artificial neural networks, and integrated circuits; recorded and downloadable computer software for post-training quantization, conversion, and optimization of machine learning model formats | ACTIVE | — |
| 042 | Product design and development in the fields of artificial intelligence, in-memory computing, memristors, resistive random-access memory (RRAM), crossbar architectures, and analog and mixed-signal computing; research in artificial intelligence hardware and software; computer software development; design and development of computer software and hardware for microprocessors, neural network processors, machine learning processors, memristor-based circuits, resistive random-access memory (RRAM), crossbar arrays, artificial neural networks, integrated circuits, system-on-chip integrated circuits, and application-specific integrated circuits; design and development of software, compilers, runtimes, and software development kits (SDKs) for deep learning, neural processing, machine learning, in-memory computing, and analog computing architectures; providing temporary use of non-downloadable computer software for use in programming, training and inferencing on artificial neural networks to perform pattern discovery, recognition, classification, segmentation, regression, decision support and visualization; platform as a service (PaaS) and software as a service (SaaS) featuring software for use in designing, programming, compiling, deploying and running microprocessors, graphics processing units (GPUs), machine learning processors, memristor-based circuits, edge devices, in-memory computing architectures, artificial neural networks and integrated circuits, including post-training quantization, optimization, and conversion of machine learning model formats; providing temporary use of non-downloadable software for use in designing, programming, deploying and running microprocessors, graphics processing units (GPUs), machine learning processors, memristor-based circuits, edge devices, in-memory computing architectures, artificial neural networks and integrated circuits, including post-training quantization, optimization, and conversion of machine learning model formats | ACTIVE | — |
Related trademarks
CopyMark links this record to cited §2(d) serials, the owner's other marks, Nice classes, similar mark names, and recently changed USPTO applications.
Prosecution history
| Date | Code | Event | What it means |
|---|---|---|---|
| Sep 22, 2026 | NPUB | OFFICIAL GAZETTE PUBLICATION CONFIRMATION E-MAILED | — |
| Sep 22, 2026 | PUBO | PUBLISHED FOR OPPOSITION | Your mark was published in the USPTO Official Gazette for a 30-day opposition window. During that period, third parties who believe they would be harmed can file an opposition. If no opposition is filed, prosecution usually continues toward registration or a Notice of Allowance. |
| Sep 16, 2026 | NONP | NOTIFICATION OF NOTICE OF PUBLICATION E-MAILED | — |
| Aug 25, 2026 | CNSA | APPROVED FOR PUB - PRINCIPAL REGISTER | — |
| Aug 24, 2026 | GNEN | NOTIFICATION OF EXAMINERS AMENDMENT E-MAILED | — |
| Aug 24, 2026 | XAEC | EXAMINER'S AMENDMENT ENTERED | — |
| Aug 24, 2026 | GNEA | EXAMINERS AMENDMENT E-MAILED | — |
| Aug 24, 2026 | CNEA | EXAMINERS AMENDMENT -WRITTEN | — |
| Aug 19, 2026 | DOCK | ASSIGNED TO EXAMINER | — |
| Aug 17, 2026 | NWOS | NEW APPLICATION OFFICE SUPPLIED DATA ENTERED | — |
| Apr 10, 2026 | MAFR | APPLICATION FILING RECEIPT MAILED | — |
| Apr 10, 2026 | NWAP | NEW APPLICATION ENTERED | — |